Missouri University of Science and Technology

Scholars' Mine
Electrical and Computer Engineering Faculty
Research & Creative Works

Electrical and Computer Engineering

01 Jan 1993

Use of Storage Elements as Primitives for Modeling Faults in
Synchronous Sequential Circuits
Waleed K. Al-Assadi
Missouri University of Science and Technology, waleed@mst.edu

Y. K. Malaiya
A. P. Jayasumana

Follow this and additional works at: https://scholarsmine.mst.edu/ele_comeng_facwork
Part of the Electrical and Computer Engineering Commons

Recommended Citation
W. K. Al-Assadi et al., "Use of Storage Elements as Primitives for Modeling Faults in Synchronous
Sequential Circuits," Proceedings of the 6th International Conference on VLSI Design, 1993, Institute of
Electrical and Electronics Engineers (IEEE), Jan 1993.
The definitive version is available at https://doi.org/10.1109/ICVD.1993.669660

This Article - Conference proceedings is brought to you for free and open access by Scholars' Mine. It has been
accepted for inclusion in Electrical and Computer Engineering Faculty Research & Creative Works by an authorized
administrator of Scholars' Mine. This work is protected by U. S. Copyright Law. Unauthorized use including
reproduction for redistribution requires the permission of the copyright holder. For more information, please
contact scholarsmine@mst.edu.

Use of Storage Elements as Primitives for Modeling Faults in
Synchronous Sequential Circuits
W. K. AI-Assadi, Y. K. Malaiyat, and A. P. Jayasumana
Electrical Engineering Department
t Computer Science Department
Colorado State University
Fort Collins, CO 80523
Abstract

eral physical failures in CMOS latch cell. Reddy and
Reddy (31 found that several stuck-opens in CMOS
latches are not detectable, though they may degrade
timing performance. They have proposed testable implementations for the transmission-gate latch and the
symmetric D-latch. Liu and McClusky [4] have suggested a testable implementation for the transmissiongate latch cell in which any stuck-open faults can
be detected. Anglada and Rubio [5] have also analyzed the symmetrical D-latch for stuck-open faults.
Lee and Breuer [6)have investigated several bridging
faults in CMOS scan registers implemented by using
a CMOS transmission-gate latch and proposed a universal test sequence that also detects all irredundant
stuck-at and stuck-open faults. They also found that
current monitoring is necessary for the detection of
all irredundant bridging faults. Here a more complete
set of possible faults is considered that may alter the
functional behavior of the cell.
This paper examines the major transistor-level
faults for three elementary SEs which represent different implementations of the D-latch. The behavior of
each cell under the above faults is analyzed to evaluate
possible functional fault models. The elementary SEs
are basic building blocks in complex cells like masterslave registers and static memory chips, and thus the
results would have wide applicability. Here the results
for elementary SEs have been used for characterizing
master-slave flipflops. As an example, faults in a gray
code counter are examined.

While fauli models f o r various implementaiions of
combinaiional logic have been examined i n deiail, only
limited attention has been paid i o storage eletuenis. In
m a n y designs, siorage elements (SEs) represent a significant fraction of the electrical nodes. Mosi iesiable
designs are geared towards testing of combinational
logic, and generally depend on a n increase i n nuinber of SEs. T h e stuck-at fault model assuiiies that an
output (input) of a SE can be stuck-ai-0 or 1. This
minimal fauli model m a y not model s o m e comiiion
fauli behaviors for SEs. These include feed-through
faulls which cause ilre cell to erhibii data or clockfeed-through behavior, and ihe inabiliiy i o laic11 H or
L signals. I n a master-slave cell, or when two-phase
clocking is used, m a n y of these faults m a y appear as
output .duck-at faults. T h e miniiiral fault model m a y
be an efficient fault model when only modest coverage m a y be required. T h e enhanced fault model proposed here represents the effects of faults i n popular
SEs more effectively.

1. Introduction
Testing of sequential circuits has long been known
to be a very difficult problem. A common approach
is to convert the problem of testing synchronous sequential circuits into the simpler problem of testing
combinational circuits. This is accomplished by using
design for testability approaches, which provide direct
access to inputs and outputs of combinational blocks
[l, 21. If one can assume that most faults within a SE
can be modeled as stuck-at-0/1 faults on the outputs,
then these faults do not need to be explicitly considered. This is because such faults are equivalent to the
stuck-at faults in the combinational logic surrounding
the SEs. This paper critically examines the validity of
such an assumption.
Some recent papers address the detection of sev-

2. Stuck-at Model for Storage Elements
Often the SEs are handled in one of two common
ways. The first approach is to assume that the internal
faults cause the SE output or input to be stuck-at-0/1.
In many situations when faults are only considered in
the combinational logic, this implicity assumes that
any internal faults in a SE can be either be shown to
be equivalent to a stuck-at-output, or astuck-at-input,
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ferent from stuck-at-0/1 faulhs. Such faults cause the
cell to become either dafa-feed-through or cbock-feedflrrough. Such conditions can lead to timing plroblems
or coupling between combinational blocks which are
normally separated by llie SEs [9]. The formal definition for these two behaviors i s given below [$I.
Definition 2: A faulty SE cell is said to have a feedthrough fault if it becomes either dado-feed-through or
clock-feed-through.
(i) A faulty SE cell is said to be dafa-feed..thmugh
when its behavior becames combinational such that
R ( s , t i ) = f(y) for eaclh t , E T , where y is the data
part of t i .
For example, for a D-latch, y is a single element vector
containing the input D only.
(ii) A faulty synchronous SE cell is said to be clockfeed-fhrough if R ( s ,t i ) == CLK or CLK where CLK is
the control signal.

which in turn would appear as a stuck-at-output of
the combinational logic surrounding the SE. This is
termed a nitntmal fault model. This model presumes
that a stuck-at-0/1 fault a t the output (input) of a SE
is equivalent to the stuck-at-0/1 fault of the combiiiational logic input fed (output feeding) by the SE. The
second approach does not regard a SE as a primitive,
but regards it as a network of transistor or gate level
components. This approach can be computationally
prohibitive for large circuits.
We examine below the effectiveness of the minimal
fault model in representing physical failures. The results reveal the need for a more accurate fault model
to better represent the physical failures at the transis
tor level of an elementary SE so that a fault model for
complex SEs can be inferred from the elementary SE
fault model. This can reduce the test generation and
fault simulation efforts significantly.
To examine a SE cell, in general an input sequerice
is required rather than a single input vector. Let
T={tl, ....,tn} be the set of all possible input combinations. For an elementary synchronous SE with input
D and a control signal C L K , t i is a 2-tuple corresponding to ( D , C L K ) and n=4. Let R(s,b,) be (the
response of the cell to the input vector t i applied to
the cell when the cell is at state s. The behavior of
each cell under all possible transistor faults is exainined for all input combinations and previous stabes.
Multivalued logic is used to give better representation
for voltage levels that are not exactly logic 1 (hard 1)
or logic 0 (hard 0) [7]. These two levels, termed ‘$,oft
1’ and ‘soft 0’, are recognized by the followiiig gate as
full logic levels but cannot drive a pass transistor fully
on. Here High level (H) corresponds to both ‘hard 1’
and ‘soft l’, and low level corresponds to both ‘hard
0’ and ‘soft 0’. A fault that causes the SE output to
be L(H) for all t i E T regardless the state of the SE
cap be modeled as stuck-at-0/1. Under some faults
the output of the faulty cell cannot have a high to llow
(low to high) transitions. These can be described by
the notation H+L (L+H) defined below [8].
Defiiiition 1: Consider a faulty SE cell in the state
H . If there exists no input vector t i ( t i E T ) such that
R ( H , t i ) = L then the behavior is said to be H+L.
L+H is defined in a similar manner.
Under these faults we may not be able to find input
vectors that will force the cell into a certain state.
A H f r L (LfrH) will generally appear as stuck-at-1
(stuck-at-0), however an initial O( 1) is possible due to
power on conditions.
In this work an enhanced fault model is proposed,
which provides a higher explicit fault coverage for
the SEs under consideration. It includes feed-through
faults. The effect of these faults is remarkably dif-

-

3. Detailed Examinations of the elc=mentary SEs
I n this section, the three cells are examineid. Each
cell is examined for all possible transistor faults. Results obtained analytically have been verified1 by u s
ing SPICE. A good functional fault model is sought
such that the functional behavior of faulty !3Es can
be adequately described. Both the niinziiial and the
enhanced fault models are examined for their effectiveness in representing the functional faults.
In the presence of stuck-open faults, a SE cell could
turn from static to dynamic under some input vectors. This means that the logic value of the output
of the cell is maintained due to the high impedance
state caused by the charge stored on the cap<acitance
associated with the ou1,put node. This state may not
last for a long time due to the leakage of the charge
stored leaving the output node a t an indeterminate
state. However, if the clock is toggled often (at rates
of normal frequency), such a state cannot be detected.
Examining a SE cell for stuck-on and bridging faults
reveals the importance of using multivalued logic and
the effect of transistor sizing. I n this work, we have
assumed a (WIZ,) ratio of pMOS transistor to nMOS
transistor to be 1.5. ‘The results given are still applicable for different ratios as long as ‘0’ dabminates
if outputs of t w o similar gates are shorted. The sutcome of a bridging fault between two nodes depends
on the strength of the nodes. The source nodes vdd’
and V,, (ground) are considered the strongest nodes
in the circuit, hence in general, the source node signal
dominates if it is bridged with any node in the circuit. The outcome of bridirrg faulk between logical
inputs and internal nodes of the circuit are in1 general
unpredictabie [lo]. Bridging faults between internal

1IO

nodes of the same well are included. We refer to such
a fault as (z,y) corresponding to a short between nodes
z and y. Bridging faults between internal nodes of different wells are not included because the probability
of having such faults is very small. Analysis assumes
that the bridging fault corresponds to a hard shod. In
general, stuck-on and bridging faults change the resistance of the path between V d d and
This suggests
that monitoring the leakage current, which is many
orders higher than the fault free leakage current, can
detect many such faults. Figure 1 shows the naming
convention used for bridging faults.

served under some faults. Bridging faults between
internal nodes are also included. Such faults are;
fl = ( a , b ) , fz = ( h c ) , f 3 = ( ~ ~f4 4=, ( a , c ) ,
fs = ( a , d ) , and fs = ( 6 , d ) . The table shows that
the minimal model will cover 44 out of 96 faults considered (i.e. 45.8%), while the enhanced model will
cover G more , i.e. 50 faults (i.e. 52%).

v,,.

+5V

+5v

D

Figure 2: The clocked D-latch

Figure 1: Naming convention used for bridging faults
The clock is applied such that the cell is devoid of
clock turn-on and turn-off hazards and glitches, i.e.
the data is stable when clock changes. The latch is
race free if the data is stable when c1oc.k is active [3].
Hence input data (D) is allowed to change only when
the control signal (CLK) is low. Under some faults, a
synchronous SE exhibits behavior change in the latch
phase, while still functioning properly in the transparent phase. These changes cause the cell to be unable
or sometimes unable to latch l(0). The definitions for
such cases are given below [8].
Definition 3: Let the state of a faulty synchronous
elementary SE during the transition from the transparent phase to the latch phase be Q = l(0). If the
state of the cell becomes O( 1) during the latch phase
irrespective of data input, then the cell is said to be
unable to latch l(0). The notation IJL-1 (lJL-0) is used
to describe this.
Definition 4: Let the state of a faulty synchronous
elementary SE during the transition from the transparent phase to the latch phase be Q = l(0). If for
a specific data input (D)during the latch phase, Q
changes to O( l ) , the cell is said to be sontelinies unable
t o latch l(0). This is described by using the notation
SUL-I (SUL-0).
Figure 2 shows the cell termed Clocked D-latch.
This cell is commonly used in the implementation
of scan-path registers such as LSSD and scan-path
flip-flop in the TITUS systemrl]. Table 1 shows the
behavior of the cell under all possible faults. Some
bridging faults cause the cell to be transparent (i.e.
Q 1 = D) and therefore the cell becomes data-leedthrough. Complex behavior that can be represented
as a logical function of the control signal CLK is ob-
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Table 1: Behavior of the clocked-D latch cell under all
possible faults
Tlie second cell shown in Figure 3 is another structure of the D-latch, termed CMOS transtnrssion-gate
latch. This structure is used in some scan-path register designs (3, 61. Tlie two-clock phases are assumed
to be indivitlually buffered, i.e. bridging of one clock
signal does not affect the romplimentary clock signal.

I20

Bridging faults within the transmission gate shown in
the figure have been analyized assuming '0'dominance
and are given in table 2.
CLK

X

5V

SJ

4

4

CLK

Figure 3: The CMOS transmission-gate latch
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Table 4 shows that a bridging fault between CLK
or CLK and node D1 cause the control signal to lbe
transparent. Such a fault causes the cell to become
clock-feed-fhrough and is modeled as feed-through in
the enhanced model.

n

the enhanced model
t=the cell becomes clock-data-through and is modeled in
the enhanced model

Table 3: Behavior of the CMOS transmission-gate cell
under all possible faults

Table 2: Bridging faults Behavior of transmission gate
In this cell, stuck-open faults are difficult to cletect. Stuck-open faults in transistors l and 2 are untletectable at node Q and the cell remains static. These
two faults can only be detected by observing the delay
in logic transition (delays in the faulty and fault free
cell) at node D1. Stuck-open faults in transistors 5
and 6 cause charge sharing between nodes Q and 131
leaving node Q at an indeterminate level. The results
in Table 3 show that the minimal fault model inclucles
17 out of 40 (i.e. 42.5%) faults considered, while the
enhanced model includes 23 faults (i.e. 57.5%). It
is important to notice that the above results could
be different if the observations are made a t node Q1.
However, a higher fault coverage could be achieved if
more than one observation point is used.
The third cell shown in Figure 4 is termed the
S y m m e t r i c D-latch. Table 4 shows the results under
all possible transistor faults. In the table, two possible bridging faults between internal nodes are also
included. These faults are f1 = ( a , 6 ) ,and j2 = ( c d)
in Figure 5. The table shows that the minimal fault
model covers 24 faults out of 52 (i.e. 46%) faults considered, while the enhanced model covers 28 faults (i.e.
53.8%).

J.

Figure 4: T h e Symmetric D-latch
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Table 4: Behavior of the Symmetric-D cell under all
possible faults

Fault model of Complex SE
cells

4.

In this section, we examine the fault model for the
master-slave structure composed of two synchronous
SEs. The structure, shown in Figure 5 , is controlled
by a single clock signal. The proposed fault model for
the complex SEs is inferred from the fault model of a
single SE presented in Section 3, which gives accurate
representation of the physical failures at the transistor
level. Therefore accurate fault models can be obtained
at higher level complex SEs without significant loss of
information about the structure of the circuit.
Table 5 summarizes the mapping between the fault
models of an elementary SE cell used as a master latch
and that of the corresponding master-slave cell.

CLK

Latch 1

I +

Latch 2

LQ2

Figure 5: The Master-Slave cell
The results show that the nriniiiial fairlt irrodcl
should be augmented by considering data-feed-ilrrough
faults if high coverage is desired. Results are the same
if two non-overlapping clocks are used except for the
S U L faults which might not be sensed due to the timing considerations between the two clocks. For this
structure, any fault in the slave latch has the same
effect as that of the corresponding faulty elementary

SE.
Higher level fault models taking advautage of the
hierarchical design of complex VLSI systems using
higher level primitives can reduce the complexity of
test generation and fault simulation by reducing the
number of elements to be considered.

n

Faulty nraster I1

Behavior o f

11 Model

displays on 21, 2 2 the modulo 4 Gray code representation of the number of positive clocks received. When
F = 0, the circuit counts backward (modulo 4). The
effect of four different faults is illustrated in Figure 7,
which gives the faulty state tables/diagrams. In Figure 7(a), the state diagram shows that since latch1
is UL-0, transitions into states (00) and (01) are not
possible. The behavior shown in Figure 7(b) is similar
except that the latch is sornefttries unable to latch a
0. Figure 7(c) illustrates the behavior when latch3 is
data-feed-through. The state diagram shows that the
fault results in race-ahead, i.e a state may be reached
one clock period too early. Figure 7(d) shows the effect
of latch3 clock-feed-through, which appears as stuckat-0 a t output 2 2 .

5 . CONCLUSION
Faults in four elementary storage cells have been examined. The results obtained analytically have been
verified by SPICE. The niiiiitrial tilode/ may not show
a high explicit fault coverage for elementary SEs. For
more complex cells such as master-slave cells, flipflops, and scan-path registers, the minimal model may
still be effective when considering the elementary SE
as a primitive, provided high coverage is not sought.
An enhanced fault model is proposed for elementary
SEs which includes faults that cause the cell to become either data-feed-through or clock-feed-through.
This model provides a higher explicit coverage than
the minimal fault model. When a SE becomes datafeed-through, the fault may or may not affect the norinal operation dependiiig on the timing involved. We
will examine the related timing issues for test generation and simulation in the future.
A qwstion that might arise is whether one should
seek the convenience of usiiig simple functional fault
models or should high coverage be sought. The analysis lias sliowii that, i n general, both can not be
achieved at the same time, since it is not always possible to find a simple and elegant fault model which
will represent effects of all possible physical defects.

Acknowledgment
..
for hp.1

roetot I ,

Fault free

I]

imprt V~E
I,,
IoO
u t pIu t r l ( 0 )

Fault free

- - -- - _-
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Example: Let

us consider the Gray up-down
counter finite state machine shown in Figure 6
[Ill. This is a double latch design using two nonoverlapping clock signals. When F = I , the circuit
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